RAM 7.0 Betriebsanweisung PDF herunterladen (Seite 3)

DS512 March 1, 2011 www.xilinx.com 3

Product Specification

LogiCORE IP Block Memory Generator v6.1

• Supports data widths from up to 256 bits and memory depths from 2 to 9 M words (limited only

by memory resources on selected part)

• Symmetric aspect ratios

• Asynchronous active low reset

Native Block Memory Generator Feature Summary

Overview

The Block Memory Generator core uses embedded Block Memory primitives in Xilinx FPGAs to extend

the functionality and capability of a single primitive to memories of arbitrary widths and depths.

Sophisticated algorithms within the Block Memory Generator core produce optimized solutions to

provide convenient access to memories for a wide range of configurations.

The Block Memory Generator has two fully independent ports that access a shared memory space. Both

A and B ports have a Write and a Read interface. In Kintex-7, Virtex-7, Virtex-6, Virtex-5 and Virtex-4

FPGA architectures, each of the four interfaces can be uniquely configured with a different data width.

When not using all four interfaces, the user can select a simplified memory configuration (for example,

a Single-Port Memory or Simple Dual-Port Memory) to reduce FPGA resource utilization.

The Block Memory Generator is not completely backward-compatible with the discontinued legacy

Single-Port Block Memory and Dual-Port Block Memory cores; for information about the differences,

see Compatibility with Older Memory Cores, page 86.

Applications

The Block Memory Generator core is used to create customized memories to suit any application.

Typical applications include:

• Single-port RAM: Processor scratch RAM, look-up tables

• Simple Dual-port RAM: Content addressable memories, FIFOs

• True Dual-port RAM: Multi-processor storage

• Single-port ROM: Program code storage, initialization ROM

• Dual-port ROM: Single ROM shared between two processors/systems

Supported Devices

Table 1 shows the families and sub-families supported by the Block Memory Generator.

Table 1: Supported FPGA Families and Sub-Families

FPGA Family Sub-Family

Spartan-3

Spartan-3E

Spartan-3A

Spartan-3AN

Spartan-3A DSP

Spartan-6 LX/LXT

Virtex-4 LX/FX/SX

1 2 3 4 5 6 7 8 ... 117 118

Keine Kommentare

RAM 7.0 Betriebsanweisung Seite 3