RAM 8.0 BUX II Series Betriebsanweisung Seite 15

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 86
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 14
7 Series FPGAs Memory Resources www.xilinx.com 15
UG473 (v1.11) November 12, 2014
Synchronous Dual-Port and Single-Port RAMs
Synchronous Dual-Port and Single-Port RAMs
Data Flow
The true dual-port 36 Kb block RAM dual-port memories consist of a 36 Kb storage area
and two completely independent access ports, A and B. Similarly, each 18 Kb block RAM
dual-port memory consists of an 18 Kb storage area and two completely independent
access ports, A and B. The structure is fully symmetrical, and both ports are
interchangeable. Figure 1-1 illustrates the true dual-port data flow of a RAMB36. Table 1-3
lists the port functions and descriptions.
Data can be written to either or both ports and can be read from either or both ports. Each
write operation is synchronous, each port has its own address, data in, data out, clock,
clock enable, and write enable. The read and write operations are synchronous and require
a clock edge.
There is no dedicated monitor to arbitrate the effect of identical addresses on both ports. It
is up to you to time the two clocks appropriately. Conflicting simultaneous writes to the
same location never cause any physical damage but can result in data uncertainty.
X-Ref Target - Figure 1-1
Figure 1-1: True Dual-Port Data Flows for a RAMB36
DOPA
DIPA
ADDRA
WEA
ENA
CASCADEOUTB
RSTRAMA
CLKA
RSTREGA
REGCEA
REGCEB
DIPB
ADDRB
WEB
ENB
RSTRAMB
RSTREGB
CLKB
36-Kbit Block RAM
UG473_c1_01_052610
DOPB
DOB
DOA
DIA
DIB
36 Kb
Memory
Array
Port A
32
4
32
4
16
4
32
4
16
4
32
4
Port B
CASCADEOUTA
CASCADEINB
CASCADEINA
Seitenansicht 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 85 86

Kommentare zu diesen Handbüchern

Keine Kommentare