RAM 6.0 BUX II Series Betriebsanweisung Seite 64

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 189
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 63
VxWorks
BSP Developer’s Guide, 6.0
56
5. Complete the BSP. This can include adding support for busses, networking,
boot ROMs, SCSI, caches, MMU initialization, and direct memory access
(DMA).
6. Generate a default project for use with the project facility.
The goal of this procedure is not only to create a new BSP, but also to minimize the
time during which you do not have access to the Wind River development tools—
in particular, the Wind Debug target agent (WDB agent). Because the WDB agent
is linked to the kernel, it can share initialization code with the kernel. Thus, after
the initialization code has run, you can start either the WDB agent, the VxWorks
kernel, or both.
3.2 Getting a Minimal Kernel Running
During the initial phases of BSP development, command-line tools are used to
build the code. No Wind River tools are available. A good early step in the
development process is to write simple code that helps to verify that the CPU is
working, making later debugging easier.
Your initial strategy might be to create a BSP directory and add the minimum
required files. This includes the files specified in 2.3.1 Source and Include Files, p.21.
You must also ensure that there are stubs for each of the routines described in
2.3.4 Required Routines, p.32.
Next, build your VxWorks image and verify that it contains the expected code at
the proper locations. For more information on what can be done at this stage of the
process, see 4. Debugging Your BSP. All of these steps can be done before hardware
is available.
3.2.1 Initializing the Board
The first task that the BSP must accomplish is to initialize the board’s registers to
the point that the processor executes instructions correctly. Typically, some of this
initialization is handled by the target hardware at power-up time. For example, as
specified in 2.2.3 Architecture Considerations, p.14, MIPS processors use a modeIn
pin to set the initial values of some processor registers. Other registers must be set
Seitenansicht 63
1 2 ... 59 60 61 62 63 64 65 66 67 68 69 ... 188 189

Kommentare zu diesen Handbüchern

Keine Kommentare